RISC-V std review Note 3

Memory Model

Still figuire out what this acutally doing.

hart

  • Hardware thread
  • Own user register state(?What?)

FENCE

  • Type I

Leave a Reply

Your email address will not be published. Required fields are marked *